

CS152: Computer Systems Architecture Introduction



Sang-Woo Jun

Spring 2023



Large amount of material adapted from MIT 6.004, “Computation Structures”,
Morgan Kaufmann “Computer Organization and Design: The Hardware/Software Interface: RISC-V Edition”,
and CS 152 Slides by Isaac Scherson

Why should we learn about computer architecture?

Software developer angle

Hardware architect angle


Why should software engineers learn about architecture?



Computer architecture effects example 1


- ❑ Multiplying two 2048 x 2048 matrices
 - 16 MiB, doesn't fit in any cache
- ❑ Machine: Intel i5-7400 @ 3.00GHz
- ❑ Time to transpose B is also counted

```
for (i=0 to N)
  for (j=0 to N)
    for (k=0 to N)
      C[i][j] += A[i][k] * B[k][j];
```



63.19 seconds

VS




10.39 seconds

(6x performance!)

Computer architecture effects example 2

- ❑ Binary search vs. **branchless binary search** vs. **linear search**
 - Where does this difference come from, and how do I exploit this?
 - Architecture, assembly knowledge!



Computer architecture effects example 3

```
int result[P];
```

```
// Each of P parallel workers processes 1/P-th of the data;  
// the p-th worker records its partial count in result[p]
```

```
for( int p = 0; p < P; ++p )
```

```
pool.run( [&,p] {
```

```
result[p] = 0;
```

```
int chunkSize = DIM/P + 1;
```

```
int myStart = p * chunkSize;
```

```
int myEnd = min( myStart+chunkSize, DIM );
```

```
for( int i = myStart; i < myEnd; ++i )
```

```
for( int j = 0; j < DIM; ++j )
```

```
if( matrix[ i * DIM + j ] % 2 != 0 )
```

```
++result[p]; } );
```


```
pool.join();
```

```
odds = 0;
```

```
for( int p = 0; p < P; ++p )
```

```
odds += result[p];
```

matrix →




DIM

DIM

```
// Wait for all tasks to complete
```

```
// combine the results
```



Faster than
1 core




Slower than
1 core

REALLY BAD scalability! Why?

Why do we need computer architects?


-- The simpler past




John Hennessy and David Patterson, "Computer Architecture: A Quantitative Approach", 2018 (Cropped)

Bon-jae Koo, "Understanding of semiconductor memory architecture", 2007 (Cropped)

Now: The end of Moore's law and performance scaling





Running Into the Power Wall




* "New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies" – Fred Pollack, Intel Corp. Micro32 conference key note - 1999.

Crisis Averted With Manycores?



The Scale of Power Consumption

Department of Energy requests an exaflop machine by 2020



1,000,000,000,000,000,000 floating point operations per second

Using 2016 technology, 300 MW

Palo Verde Nuclear Generating Station



3,371 MW


Total residential power consumption of San Francisco: 168 MW

(Source: California Energy Commission 2018)

Also, scaling size is becoming more difficult!

- ❑ Processor fabrication technology has always reduced in size
 - As of 2023, 5 nm is cutting edge, working towards 3 nm

Q: Is sub-3nm even feasible?



Year 2000


Image source: WikiChip

Number of Semiconductor Manufacturers with a Cutting Edge Logic Fab

SiTerra										
X-FAB										
Dongbu HiTek										
ADI	ADI									
Atmel	Atmel									
Rohm	Rohm									
Sanyo	Sanyo									
Mitsubishi	Mitsubishi									
ON	ON									
Hitachi	Hitachi									
Cypress	Cypress	Cypress								
Sony	Sony	Sony								
Infineon	Infineon	Infineon								
Sharp	Sharp	Sharp								
Freescale	Freescale	Freescale								
Renesas (NEC)	Renesas	Renesas	Renesas	Renesas						
Toshiba	Toshiba	Toshiba	Toshiba	Toshiba						
Fujitsu	Fujitsu	Fujitsu	Fujitsu	Fujitsu						
TI	TI	TI	TI	TI						
Panasonic	Panasonic	Panasonic	Panasonic	Panasonic	Panasonic					
STMicroelectronics	STM	STM	STM	STM	STM					
HLMC	HLMC		HLMC	HLMC	HLMC					
UMC	UMC	UMC	UMC	UMC	UMC		UMC			
IBM	IBM	IBM	IBM	IBM	IBM	IBM				
SMIC	SMIC	SMIC	SMIC	SMIC	SMIC			SMIC		
AMD	AMD	AMD	GlobalFoundries	GF	GF	GF		GF		
Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung	Samsung
TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC	TSMC
Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel	Intel

Year 2008

Year 2023




Only three players left?!

We can't keep doing what we used to

- ❑ Limited number of transistors, limited clock speed
 - How to make the ABSOLUTE BEST of these resources?

- ❑ Timely example: Apple M1 Processor
 - Claims to outperform everyone (per Apple)
 - How?
 - “8-wide decoder” [...] “16 execution units (per core)”
 - “(Estimated) 630-deep out-of-order”
 - “Unified memory architecture”
 - Hardware/software optimized for each other




What do these mean?


Not just apple! (Amazon, Microsoft, EU, ...)

We can't keep doing what we used to

AWS Graviton 2: 64-Core ARM



Amazon EC2 Throughput Per Dollar



European Processor Accelerator (EPAC): 4-Core RISC-V + Variable Precision Accelerator + Stencil and Tensor Accelerator



Image source: Anandtech, "Amazon's Arm-based Graviton2 Against AMD and Intel: Comparing Cloud Compute"

Image source: TheNextPlatform, "Europe Inches Closer to Native RISC-V Reality"

No better time to be an architect!



“There are Turing Awards waiting to be picked up
if people would just work on these things.”
—David Patterson, 2018

And on that note...

Welcome to CS 152!

□ We will learn:

- How modern processors are designed to achieve high performance
- under which restrictions, and
- actually get hands-on experience with hardware design
- using a sequence of gently guided labs.

Course mechanics

- ❑ Lectures: Tuesdays, Thursdays at **DBH 1300**, 2:00 PM to 3:20 PM
- ❑ Recitations: Mondays at **DBH 1300**, 1:00 PM to 1:50 PM
 - May not always have lectures, but I will be there for questions
- ❑ Grading: 60% Labs, 40% Final, Curved
- ❑ Labs?
 - Will use a high-level hardware-description language (Bluespec)
 - By the end of the class, you will have a highly efficient CPU design that actually runs on metal! (FPGA)


What this class does and doesn't do

❑ It doesn't do


- Bit-level control signal management
 - (Not how modern processors are designed!)
- Details of the Intel x86 architecture
 - Very complicated and cluttered with backwards compatibility from the 70s
 - Interesting topic for after CS 152

❑ It does do


- Constructive computer architecture experience
 - Always working with a functional computer architecture design



Times have changed...



(1971) 2,250 transistors!
Intel 4004 Schematics drawn by Lajos Kintli and Fred Huettig
for the Intel 4004 50th anniversary project



(2020) +1 Billion transistors!
Intel Core-i7 die (Source: Intel)

We will use modern tools

❑ RISC-V

- Open-source Instruction-Set Architecture (ISA) based on what was learned in the past decades



❑ Bluespec

- A high-level hardware-description language



Some important ideas in computer architecture

- Pipelining
- Caches and their design
- Branch prediction
- Virtual memory and privileges

- Superscalar
- Simultaneous multithreading
- Speculative execution
- Out-of-Order Execution
- Vector operations
- Accelerators

Covered in CS 152

Covered in CS 250 and beyond

and more!

Course outline

- ❑ Part 1: The Hardware-Software Interface
 - What is a 'good' processor?
 - Assembly programming and conventions
- ❑ Part 2: Recap of digital design
 - Combinational and sequential circuits
 - How their restrictions influence processor design
- ❑ Part 3: Computer Architecture
 - Computer Arithmetic
 - Simple and pipelined processors
 - Caches and the memory hierarchy
- ❑ Part 4: Computer Systems
 - Operating systems, Virtual memory